QC+AI Studio

Hardware-constrained learning for quantum computing and artificial intelligence

Simulation studio

Qubit Routing Sandbox

A logical circuit is mapped onto a sparse coupling graph that mimics IBM Heron heavy-hex topology or a generic sparse backend.

Learners manually insert SWAP operations, watch routing overhead accumulate, and compare their path with an AI-assisted router.

SIM-02AIntermediateLive labCorrected

Corrected hardware reference from IBM Eagle to IBM Heron.

Back to simulationsOpen moduleNext lab

Module context

Module 2: AI for routing, graph reduction, and constrained optimization

Module 2 simulations focus on the classical support machinery that keeps near-term quantum workflows tractable under sparse hardware and small qubit budgets.

  • 3 labs in this module.
  • Difficulty: Intermediate.
  • Dedicated route: /simulations/qubit-routing-sandbox.

Live lab

Interactive simulation workspace

This studio route isolates a single simulation so the learner can focus on one model, one control surface, and one explanatory framing at a time.

Browser-playable lab

Qubit Routing Sandbox

Manual SWAP insertion shows how sparse coupling creates depth overhead; the AI router reveals a tighter path on the same topology.

Controls

Physical Aq0
Physical Bq1
Physical Cq2
Physical Dq3
Physical Eq4
Physical Fq5

Outputs

Satisfied pairs1 / 3

Logical interaction pairs already adjacent on the coupling graph.

Added SWAP gates0

Each SWAP is counted as three added gate operations.

Depth overhead+4

Illustrative depth penalty from routing and unresolved interactions.

Missing interactions: q0-q4, q1-q5.

The one-step AI route swaps B and E, satisfying all three required interactions on this IBM Heron-style sparse graph.

Why this lab matters

Curriculum fit

Qubit Routing Sandbox sits inside Module 2to reinforce the module's core teaching objective through direct manipulation rather than summary-only reading.

Module 2 simulations focus on the classical support machinery that keeps near-term quantum workflows tractable under sparse hardware and small qubit budgets.